



## **ADS7816**

# 12-Bit High Speed Micro Power Sampling ANALOG-TO-DIGITAL CONVERTER

## **FEATURES**

- 200kHz SAMPLING RATE
- MICRO POWER: 1.9mW at 200kHz
- POWER DOWN: 3μA Max
- 8-PIN MINI-DIP AND SOIC
- DIFFERENTIAL INPUT
- SERIAL INTERFACE


## **APPLICATIONS**

- BATTERY OPERATED SYSTEMS
- REMOTE DATA ACQUISITION
- ISOLATED DATA ACQUISITION

## **DESCRIPTION**

The ADS7816 is a 12-bit, 200kHz sampling analog-to-digital converter. It features low power operation with automatic power down, a synchronous serial interface, and a differential input. The reference voltage can be varied from 100mV to  $V_{\rm CC}$ , with a corresponding resolution from 24 $\mu$ V to 1.22mV.

Low power, automatic power down, and small size make the ADS7816 ideal for battery operated systems or for systems where a large number of signals must be acquired simultaneously. It is also ideal for remote and/or isolated data acquisition. The ADS7816 is available in an 8-pin plastic mini-DIP or an 8-lead SOIC package.



International Airport Industrial Park • Mailing Address: PO Box 11400, Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd., Tucson, AZ 85706 • Tel: (520) 746-1111 • Twx: 910-952-1111 Internet: http://www.burr-brown.com/ • FAXLine: (800) 548-6133 (US/Canada Only) • Cable: BBRCORP • Telex: 066-6491 • FAX: (520) 889-1510 • Immediate Product Info: (800) 548-6132

## **SPECIFICATIONS**

 $At -40^{\circ}C \ to \ +85^{\circ}C, \ +V_{CC} = +5V, \ V_{REF} = +5V, \ f_{SAMPLE} = 200kHz, \ f_{CLK} = 16 \bullet f_{SAMPLE}, \ unless \ otherwise \ specified.$ 

ANALOG INPUT   Voltage Range				ADS7816	6		ADS7816I	3	,	ADS7816	С	
Voltage Range	PARAMETER	CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
#In Input												
-In liput Capacitance Leakage Current	0 0								l .			
Capacitance											1	
Leakage Current	•		-0.2	25	+0.2	*	\ \ <u>\</u>	*	*	\	*	
SYSTEM PERFORMANCE   Resolution   12   12				1								
Resolution   No Missing Codes   12							*			-		μΛ
No Missing Codes   12				12			N-			\		Dito
Integral Linearity Error   Differential Linearity Error   Differential Linearity Error   Differential Linearity Error   ±0.5 ±2 ±0.5 ±2 ±0.5 ±1 ±0.25 ±0.75 LSB   LSB   Colfset Error   ±4			12	12		4	_ ~		<u>,</u>	_ ~		
Differential Linearity Error   Communication   Communicatio	•		12	±0.5	±2	*	+0.5	±2	_ ~	+0.5	1	
Offset Error         Sain Error         # ±4         # * # * # # # # # # # # # # # # # # # #				1			1				1	
Sampling Dynamics   Sam				10.5	1		10.5			10.23		
Noise					1							
Power Supply Rejection   82				30			*	-		<u>*</u>		
SAMPLING DYNAMICS   Conversion Time   Acquisition Time   The Acquisition Time   Throughput Rate   T				1			1					
Conversion Time   Acquisition Time   Throughput Rate   1.5   200   20	****											
Acquisition Time					12			*			*	Clk Cycles
Throughput Rate			1.5			*		,	*			Clk Cycles
DYNAMIC CHARACTERISTICS   Total Harmonic Distortion   V <sub>IN</sub> = 5.0Vp-p at 1kHz   72   * *   *   dB   dB   Spurious Free Dynamic Range   V <sub>IN</sub> = 5.0Vp-p at 1kHz   72   * *   *   *   dB   dB   dB   dB   dB	•				200	•		*			*	kHz
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$												
SINAD   ViN = 5.0Vp-p at 5kHz   ViN = 5.0Vp-p at 1kHz   72		V = 5.0Vn-n at 1kHz		_84			*			*		dB
SINAD   Spurious Free Dynamic Range   V <sub>IN</sub> = 5.0Vp-p at 1kHz   Spurious Free Dynamic Range   V <sub>IN</sub> = 5.0Vp-p at 1kHz   86	Total Harmonic Distortion			_						1		
Spurious Free Dynamic Range   V  <sub>IN</sub> = 5.0Vp-p at 1kHz   86	SINAD						1					
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Spurious Free Dynamic Range			86			*			*		dB
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	REFERENCE INPUT											
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Voltage Range		0.1		5	*		*	*		*	V
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Resistance			5			*			*		GΩ
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		$\overline{\text{CS}} = V_{\text{CC}}$		5			*			*		GΩ
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	Current Drain	At Code 710h		38	100		*	*		*	*	μΑ
DIGITAL INPUT/OUTPUT           Logic Family         CMOS         *         *         *           Logic Levels:         V <sub>IH</sub> I <sub>IH</sub> = +5μA         3         +V <sub>CC</sub> +0.3         *         *         *         *         *         V         V         V         V         I <sub>IL</sub> = +5μA         -0.3         0.8         *         *         *         *         V <td></td> <td>1</td> <td>μΑ</td>											1	μΑ
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		$\overline{CS} = V_{CC}$		0.001	3		*	*		*	*	μΑ
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	DIGITAL INPUT/OUTPUT											
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$				CMOS			*			*		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	· ·											
$V_{OH}$ $V_{OH}$ $V_{OL}$		$I_{IH} = +5\mu A$			+V <sub>CC</sub> +0.3						1	
$V_{OL}$ Data Format $I_{OL} = 250 \mu A$ $I_{OL} =$	V <sub>IL</sub>				0.8			*			*	
Data Format         Straight Binary         *         *         *           POWER SUPPLY REQUIREMENTS         V <sub>CC</sub> Specified Performace         4.50         5.25         *         *         *         *         *         V           Quiescent Current         380         700         *         *         *         *         *         μΑ	V <sub>OH</sub>		3.5			*			*			
POWER SUPPLY REQUIREMENTS  V <sub>CC</sub> Quiescent Current  Specified Performace 4.50 5.25 * * * * * * * * V  Quiescent Current  380 700 * * * * * * * µA		I <sub>OL</sub> = 250μA					ļ	*			*	I <sup>v</sup>
V <sub>CC</sub>   Specified Performace   4.50   5.25   *   *   *   *   *   V   Quiescent Current   380   700   *   *   *   *   *   μΑ			St	raignt Bin I	ary		*			*		
Quiescent Current 380 700 * * * μΑ			4.50		F 05				l			<b>1</b> ,,
		Specified Performace	4.50	200		*			*			
I = 12.5  KHz $I = 280 + 400 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 + 1 +$	Quiescent Current	40 5111		1			1	*			*	
	Power Down	$I_{SAMPLE} = 12.5 \text{KHz}$ $\overline{CS} = V_{CO}$		280			*	*		*	*	μΑ μΑ
TEMPERATURE RANGE								•				,
Specified Performance —40 +85 * * * * * * * * * * * * * * * * * * *			-40		+85	*		*	*		*	°C

\* Specifications same as grade to the left.

NOTE: (1) LSB means Least Significant Bit, with V<sub>REF</sub> equal to +5V, one LSB is 1.22mV.

#### ABSOLUTE MAXIMUM RATINGS(1)

+V <sub>CC</sub>	+6V
Analog Input	0.3V to (+V <sub>CC</sub> + 0.3V)
Logic Input	0.3V to (+V <sub>CC</sub> + 0.3V)
Case Temperature	+100°C
Junction Temperature	+150°C
Storage Temperature	+125°C
External Reference Voltage	+5.5V Max


NOTE: (1) Stresses above these ratings may permanently damage the device.

## ELECTROSTATIC DISCHARGE SENSITIVITY

Electrostatic discharge can cause damage ranging from performance degradation to complete device failure. Burr-Brown Corporation recommends that all integrated circuits be handled and stored using appropriate ESD protection methods.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet published specifications.

#### **PIN CONFIGURATIONS**



#### **PIN ASSIGNMENTS**

PIN	NAME	DESCRIPTION
1	$V_{REF}$	Reference Input.
2	+In	Non Inverting Input.
3	–In	Inverting Input. Connect to ground or to remote ground sense point.
4	GND	Ground.
5	CS/SHDN	Chip Select when LOW, Shutdown Mode when HIGH.
6	D <sub>OUT</sub>	The serial output data word is comprised of 12 bits of data. In operation the data is valid on the falling edge of DCLOCK. The second clock pulse after the falling edge of CS enables the serial output. After one null bit the data is valid for the next 12 edges.
7	DCLOCK	Data Clock synchronizes the serial data transfer and determines conversion speed.
8	+V <sub>CC</sub>	Power Supply.

#### PACKAGE/ORDERING INFORMATION

PRODUCT	MAXIMUM INTEGRAL LINEARITY ERROR (LSB)	MAXIMUM DIFFERENTIAL LINEARITY ERROR (LSB)	TEMPERATURE RANGE	PACKAGE	PACKAGE DRAWING NUMBER <sup>(1)</sup>
ADS7816P	±2	<u>±2</u>	-40°C to +85°C	Plastic DIP	006
ADS7816U	±2	<u>+2</u>	-40°C to +85°C	SOIC	182
ADS7816PB	±2	±1	-40°C to +85°C	Plastic DIP	006
ADS7816UB	<u>±2</u>	±1	-40°C to +85°C	SOIC	182
ADS7816PC	±1	±0.75	-40°C to +85°C	Plastic DIP	006
ADS7816UC	±1	±0.75	-40°C to +85°C	SOIC	182


NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix C of Burr-Brown IC Data Book.


The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.





## **TYPICAL PERFORMANCE CURVES**


At  $T_A$  = +25°C,  $V_{CC}$  = +5V,  $V_{REF}$  = +5V,  $f_{SAMPLE}$  = 200kHz, and  $f_{CLK}$  = 16 •  $f_{SAMPLE}$ , unless otherwise specified.




















## TYPICAL PERFORMANCE CURVES (CONT)


At  $T_A = +25^{\circ}C$ ,  $V_{CC} = +5V$ ,  $V_{REF} = +5V$ ,  $f_{SAMPLE} = 200kHz$ , and  $f_{CLK} = 16 \cdot f_{SAMPLE}$ , unless otherwise specified.


















## **TYPICAL PERFORMANCE CURVES (CONT)**


At  $T_A = +25$ °C,  $V_{CC} = +5V$ ,  $V_{REF} = +5V$ ,  $f_{SAMPLE} = 200$ kHz, and  $f_{CLK} = 16 \bullet f_{SAMPLE}$ , unless otherwise specified.



















## **TYPICAL PERFORMANCE CURVES (CONT)**

At  $T_A$  = +25°C,  $V_{CC}$  = +5V,  $V_{REF}$  = +5V,  $f_{SAMPLE}$  = 200kHz, and  $f_{CLK}$  = 16 •  $f_{SAMPLE}$ , unless otherwise specified.







### THEORY OF OPERATION

The ADS7816 is a classic successive approximation register (SAR) analog-to-digital (A/D) converter. The architecture is based on capacitive redistribution which inherently includes a sample/hold function. The converter is fabricated on a  $0.6\mu$  CMOS process. The architecture and process allow the ADS7816 to acquire and convert an analog signal at up to 200,000 conversions per second while consuming very little power.

The ADS7816 requires an external reference, an external clock, and a single +5V power source. The external reference can be any voltage between 100 mV and  $V_{CC}$ . The value of the reference voltage directly sets the range of the analog input. The reference input current depends on the conversion rate of the ADS7816.

The external clock can vary between 10kHz (625Hz throughput) and 3.2MHz (200kHz throughput). The duty cycle of the clock is essentially unimportant as long as the minimum high and low times are at least 150ns. The minimum clock frequency is set by the leakage on the capacitors internal to the ADS7816.

The analog input is provided to two input pins: +In and –In. When a conversion is initiated, the differential input on these pins is sampled on the internal capacitor array. While a conversion is in progress, both inputs are disconnected from any internal function.

The digital result of the conversion is clocked out by the DCLOCK input and is provided serially, most significant bit first, on the  $D_{OUT}$  pin. The digital data that is provided on the  $D_{OUT}$  pin is for the conversion currently in progress—there is no pipeline delay. It is possible to continue to clock the ADS7816 after the conversion is complete and to obtain the serial data least significant bit first. See the Digital Interface section for more information.

## **ANALOG INPUT**

The +In and -In input pins allow for a differential input signal. Unlike some converters of this type, the -In input is not resampled later in the conversion cycle. When the converter goes into the hold mode, the voltage difference between +In and -In is captured on the internal capacitor array.

The range of the –In input is limited to ±200mV. Because of this, the differential input can be used to reject only small signals that are common to both inputs. Thus, the –In input is best used to sense a remote signal ground that may move slightly with respect to the local ground potential.

The input current on the analog inputs depends on a number of factors: sample rate, input voltage, source impedance, and power down mode. Essentially, the current into the ADS7816 charges the internal capacitor array during the sample period. After this capacitance has been fully charged, there is no further input current. The source of the analog input voltage must be able to charge the input capacitance (25pF)

to a 12-bit settling level within 1.5 clock cycles. When the converter goes into the hold mode or while it is in the power down mode, the input impedance is greater than  $1G\Omega$ .

Care must be taken regarding the absolute analog input voltage. To maintain the linearity of the converter, the –In input should not exceed GND  $\pm 200 \text{mV}$ . The +In input should always remain within the range of GND –200 mV to  $V_{CC}$  +200 mV. Outside of these ranges, the converter's linearity may not meet specifications.

#### REFERENCE INPUT

The external reference sets the analog input range. The ADS7816 will operate with a reference in the range of 100 mV to  $V_{CC}$ . There are several important implications of this.

As the reference voltage is reduced, the analog voltage weight of each digital output code is reduced. This is often referred to as the LSB (least significant bit) size and is equal to the reference voltage divided by 4096. This means that any offset or gain error inherent in the A/D converter will appear to increase, in terms of LSB size, as the reference voltage is reduced. The typical performance curves of Change in Offset vs Reference Voltage and Change in Gain vs Reference Voltage provide more information.

The noise inherent in the converter will also appear to increase with lower LSB size. With a 5V reference, the internal noise of the converter typically contributes only 0.15 LSB peak-to-peak of potential error to the output code. When the external reference is 100mV, the potential error contribution from the internal noise will be 50 times larger—7.5 LSBs. The errors due to the internal noise are gaussian in nature and can be reduced by averaging consecutive conversion results.

For more information regarding noise, consult the typical performance curves Effective Number of Bits vs Reference Voltage and Peak-to-Peak Noise vs Reference Voltage. Note that the effective number of bits (ENOB) figure is calculated based on the converter's full-scale range and not the rms value. The value of twelve minus ENOB gives the one sigma noise figure in LSBs. Six times this figure is equal to the peak-to-peak noise—thus, the two curves are essentially different expressions of the same data.

With lower reference voltages, extra care should be taken to provide a clean layout including adequate bypassing, a clean power supply, a low-noise reference, and a low-noise input signal. Because the LSB size is lower, the converter will also be more sensitive to external sources of error such as nearby digital signals and electromagnetic interference.

The current that must be provided by the external reference will depend on the conversion result. The current is lowest at full-scale (FFFh) and is typically  $25\mu A$  at a 200kHz conversion rate (25°C). For the same conditions, the current will increase as the output approaches zero, reaching  $50\mu A$  at an output result of 000h. The current does not increase linearly, but depends, to some degree, on the bit pattern of the digital output.



The reference current diminishes directly with both conversion rate and reference voltage. As the current from the reference is drawn on each bit decision, clocking the converter more quickly during a given conversion period will not reduce the overall current drain from the reference. The reference current changes only slightly with temperature. See the curves, Reference Current vs Sample Rate and Reference Current vs Temperature in the Typical Performance Curves section for more information.

## **DIGITAL INTERFACE**

#### **SERIAL INTERFACE**

The ADS7816 communicates with microprocessors and other digital systems via a synchronous 3-wire serial interface as shown in Figure 1 and Table I. The DCLOCK signal synchronizes the data transfer with each bit being transmitted on the falling edge of DCLOCK. Most receiving systems will capture the bitstream on the rising edge of DCLOCK. However, if the minimum hold time for  $D_{OUT}$  is acceptable, the system can use the falling edge of DCLOCK to capture each bit.

A falling CS signal initiates the conversion and data transfer. The first 1.5 to 2.0 clock periods of the conversion cycle are used to sample the input signal. After the second falling DCLOCK edge, D<sub>OUT</sub> is enabled and will output a LOW

value for one clock period. For the next 12 DCLOCK periods, D<sub>OUT</sub> will output the conversion result, most significant bit first. After the least significant bit (B0) has been output, subsequent clocks will repeat the output data but in a least significant bit first format.

After the most significant bit (B11) has been repeated,  $D_{OUT}$  will tri-state. Subsequent clocks will have no effect on the converter. A new conversion is initiated only when CS has been taken HIGH and returned LOW.

SYMBOL	DESCRIPTION	MIN	TYP	MAX	UNITS
t <sub>SMPL</sub>	Analog Input Sample Time	1.5		2.0	Clk Cycles
t <sub>CONV</sub>	Conversion Time		12		Clk Cycles
t <sub>CYC</sub>	Throughput Rate			200	kHz
t <sub>sucs</sub>	CS Falling to DCLOCK Rising	30			ns
t <sub>hDO</sub>	DCLOCK Falling to Current D <sub>OUT</sub> Not Valid	15			ns
t <sub>dDO</sub>	DCLOCK Falling to Next D <sub>OUT</sub> Valid		85	150	ns
t <sub>dis</sub>	CS Rising to D <sub>OUT</sub> Tri-State		25	50	ns
t <sub>en</sub>	DCLOCK Falling to D <sub>OUT</sub> Enabled		50	100	ns
t <sub>f</sub>	D <sub>OUT</sub> Fall Time		70	100	ns
t <sub>r</sub>	D <sub>OUT</sub> Rise Time		60	100	ns

TABLE I. Timing Specifications ( $T_{MIN}$  to  $T_{MAX}$ ).




FIGURE 1. ADS7816 Basic Timing Diagrams.






FIGURE 2. Timing Diagrams and Test Circuits for the Parameters in Table I.

#### **DATA FORMAT**

The output data from the ADS7816 is in Straight Binary format as shown in Table II. This table represents the ideal output code for the given input voltage and does not include the effects of offset, gain error, or noise.

DESCRIPTION	ANALOG VALUE		
Full Scale Range Least Significant	V <sub>REF</sub> V <sub>REF</sub> /4096	DIGITAL O STRAIGHT	
Bit (LSB)	REP 1000	BINARY CODE	HEX CODE
Full Scale	V <sub>REF</sub> -1 LSB	1111 1111 1111	FFF
Midscale	V <sub>REF</sub> /2	1000 0000 0000	800
Midscale – 1 LSB Zero	V <sub>REF</sub> /2 – 1 LSB 0V	0111 1111 1111 0000 0000 0000	7FF 000

Table II. Ideal Input Voltages and Output Codes.

## POWER DISSIPATION

The architecture of the converter, the semiconductor fabrication process, and a careful design allow the ADS7816 to convert at up to a 200kHz rate while requiring very little power. Still, for the absolute lowest power dissipation, there are several things to keep in mind.

The power dissipation of the ADS7816 scales directly with conversion rate. The first step to achieving the lowest power dissipation is to find the lowest conversion rate that will satisfy the requirements of the system.

In addition, the ADS7816 is in power down mode under two conditions: when the conversion is complete and whenever CS is HIGH (see Figure 1). Ideally, each conversion should occur as quickly as possible, preferably, at a 3.2MHz clock rate. This way, the converter spends the longest possible time in the power down mode. This is very important as the



converter not only uses power on each DCLOCK transition (as is typical for digital CMOS components) but also uses some current for the analog circuitry, such as the comparator. The analog section dissipates power continuously, until the power down mode is entered.

Figure 3 shows the current consumption of the ADS7816 versus sample rate. For this graph, the converter is clocked at 3.2MHz regardless of the sample rate—CS is HIGH for the remaining sample period. Figure 4 also shows current consumption versus sample rate. However, in this case, the DCLOCK period is 1/16th of the sample period—CS is HIGH for one DCLOCK cycle out of every 16.

There is an important distinction between the power down mode that is entered after a conversion is complete and the full power down mode which is enabled when CS is HIGH. While both power down the analog section, the digital section is completely powered down only when CS is HIGH. Thus, if CS is left LOW at the end of a conversion and the converter is continually clocked, the power consumption will not be as low as when CS is HIGH. See Figure 5 for more information.

By lowering the reference voltage, the ADS7816 requires less current to completely charge its internal capacitors on both the analog input and the reference input. This reduction in power dissipation should be weighed carefully against the resulting increase in noise, offset, and gain error as outlined in the Reference section. The power dissipation of the ADS7816 is reduced roughly 10% when the reference voltage and input range are changed from 5V to 100mV.

#### SHORT CYCLING

Another way of saving power is to utilize the CS signal to short cycle the conversion. Because the ADS7816 places the latest data bit on the  $D_{OUT}$  line as it is generated, the converter can easily be short cycled. This term means that the conversion can be terminated at any time. For example, if only 8-bits of the conversion result are needed, then the conversion can be terminated (by pulling CS HIGH) after the 8th bit has been clocked out.

This technique can be used to lower the power dissipation in those applications where an analog signal is being monitored until some condition becomes true. For example, if the signal is outside a predetermined range, the full 12-bit conversion result may not be needed. If so, the conversion can be terminated after the first n-bits, where n might be as low as 3 or 4. This results in lower power dissipation in both the converter and the rest of the system, as they spend more time in the power down mode.

#### **LAYOUT**

For optimum performance, care should be taken with the physical layout of the ADS7816 circuitry. This is particularly true if the reference voltage is low and/or the conversion rate is high. At 200kHz conversion rate, the ADS7816 makes a bit decision every 312ns. That is, for each subsequent bit deci-




FIGURE 3. Maintaining  $f_{CLK}$  at the Highest Possible Rate Allows Supply Current to Drop Directly with Sample Rate.




FIGURE 4. Scaling  $f_{CLK}$  Reduces Supply Current Only Slightly with Sample Rate.




FIGURE 5. Shutdown Current with CS HIGH is 1nA Typically, Regardless of the Clock. Shutdown Current with CS LOW Varies From 2.2μA at 1kHz to 9.5μA at 200kHz.



sion, the digital output must be updated with the results of the last bit decision, the capacitor array appropriately switched and charged, and the input to the comparator settled to a 12-bit level all within one clock cycle.

The basic SAR architecture is sensitive to spikes on the power supply, reference, and ground connections that occur just prior to latching the comparator output. Thus, during any single conversion for an n-bit SAR converter, there are n "windows" in which large external transient voltages can easily affect the conversion result. Such spikes might originate from switching power supplies, digital logic, and high power devices, to name a few. This particular source of error can be very difficult to track down if the glitch is almost synchronous to the converter's DCLOCK signal—as the phase difference between the two changes with time and temperature, causing sporadic misoperation.

With this in mind, power to the ADS7816 should be clean and well bypassed. A  $0.1\mu F$  ceramic bypass capacitor should be placed as close to the ADS7816 package as possible. In addition, a 1 to  $10\mu F$  capacitor and a  $10\Omega$  series resistor may be used to lowpass filter a noisy supply.

The reference should be similarly bypassed with a  $0.1\mu F$  capacitor. Again, a series resistor and large capacitor can be used to lowpass filter the reference voltage. If the reference voltage originates from an op amp, be careful that the opamp can drive the bypass capacitor without oscillation (the series resistor can help in this case). Keep in mind that while the ADS7816 draws very little current from the reference on average, there are higher instantaneous current demands placed on the external reference circuitry.

Also, keep in mind that the ADS7816 offers no inherent rejection of noise or voltage variation in regards to the reference input. This is of particular concern when the reference input is tied to the power supply. Any noise and ripple from the supply will appear directly in the digital results. While high frequency noise can be filtered out as

described in the previous paragraph, voltage variation due to the line frequency (50Hz or 60Hz), can be difficult to remove.

The GND pin on the ADS7816 should be placed on a clean ground point. In many cases, this will be the "analog" ground. Avoid connecting the GND pin too close to the grounding point for a microprocessor, microcontroller, or digital signal processor. If needed, run a ground trace directly from the converter to the power supply connection point. The ideal layout will include an analog ground plane for the converter and associated analog circuitry.

The –In input pin should be connected directly to ground. In those cases where the ADS7816 is a large distance from the signal source and/or the circuit environment contains large EMI or RFI sources, the –In input should be connected to the ground nearest the signal source. This should be done with a signal trace that is adjacent to the +In input trace. If appropriate, coax cable or twisted-pair wire can be used.

#### APPLICATION CIRCUITS

Figures 6, 7, and 8 show some typical application circuits for the ADS7816. Figure 6 uses an ADS7816 and a multiplexer to provide for a flexible data acquisition circuit. A resistor string provides for various voltages at the multiplexer input. The selected voltage is buffered and driven into  $V_{REF}$ . As shown in Figure 6, the input range of the ADS7816 is programmable to 100 mV, 200 mV, 300 mV, or 400 mV. The 100 mV range would be useful for sensors such as the thermocouple shown.

Figure 7 is more complex variation of Figure 6 with increased flexibility. In this circuit, a digital signal processor designed for audio applications is put to use in running three ADS7816s and a DAC56. The DAC56 provides a variable voltage for  $V_{REF}$ —enabling the input range of the ADS7816s to be programmed from 100 mV to 3 V.




FIGURE 6. Thermocouple Application Using a MUX to Scale the Input Range of the ADS7816.






FIGURE 7. Flexible Data Acquistion System.




FIGURE 8. Basic Data Acquisition System.

The ADS7816s and the DSP56004 can all be placed into a power down mode. Or, the DSP56004 can run the ADS7816s at a full 3.2MHz clock rate while on-board software enables the ADS7816s as needed. In addition, the DSP56004 contains other serial output lines that could be used to run multiple DAC56s (up to three) or individual CS controls for each of the three ADS7816s.

Figure 8 shows a basic data acquistion system. The ADS7816 input range is 0V to 5V, as the reference input is connected directly to the +5V supply. The  $5\Omega$  to  $10\Omega$  resistor and  $1\mu F$  to  $10\mu F$  capacitor filter the microcontroller "noise" on the supply, as well as any high-frequency noise from the supply itself. The exact values should be picked such that the filter provides adequate rejection of the noise.